plated through holes

Results 1 - 1 of 1Sort Results By: Published Date | Title | Company Name
Published By: Mentor Graphics     Published Date: Apr 03, 2009
High Density Interconnect (HDI) is being used more often to meet the growing need for more complex designs in smaller form factors. Beyond some of the more obvious electrical effects of using smaller vias, there is also an impact to the power integrity of a board using HDI. This includes different effects of mounted inductances of decoupling capacitors, changes in plane performance due to reduction in perforation from chip pinouts, and the inherent plane-capacitance changes from using dielectrics of various thicknesses. This paper will examine and quantify these effects, using numerous design examples, including a large conventional through-hole design board that was reduced using HDI.
Tags : 
power integrity effects, mentor graphics, high density interconnect, hdi, chip pinouts, perforation, multilayer or build-up multilayer, bum, sequential build-up technologies, sbu, buried via holes, bvhs, dielectric materials, photosensitive, laser drilling, plasma drilling, microvia, plated through-holes, pths, power distribution network
    
Mentor Graphics
Search      

Add Research

Get your company's research in the hands of targeted business professionals.

We use technologies such as cookies to understand how you use our site and to provide a better user experience. This includes personalizing content, using analytics and improving site operations. We may share your information about your use of our site with third parties in accordance with our Privacy Policy. You can change your cookie settings as described here at any time, but parts of our site may not function correctly without them. By continuing to use our site, you agree that we can save cookies on your device, unless you have disabled cookies.
I Accept